ABSTRACT: An Ag/Pc/p-Si Schottky barrier (SB) diode was fabricated. The current-voltage (I-V), capacitance-voltage (C-V) and conductance-voltage (G-V) measurements were carried out to determine the characteristic parameters such as barrier height, ideality factor and series resistance of the SB diode. The non-linear behavior of ln (I) vs. ln (V) and ln (I/V) vs. V 1/2 plots indicated that the thermoionic emission theory can be applied to evaluate junction parameters for the investigated SB diode rather than space-charge limited conduction (SCLC) mechanism and bulk-limited Poole-Frenkel emission. The bulk doping concentration N B and fixed oxide charges N f was determined from the measured high frequency C-V curve and was found to be 9.5 × 10 14 cm -3 and 2.3 × 10 13 cm -2
INTRODUCTION
As a member of organic semiconductors, phthalocyanines (Pcs), which combine the electrical properties of conventional inorganic semiconductors and the versatility of organic chemistry, have attracted much attention. Due to their high chemical stability, various possible synthetic modifications without altering their chemical stability, ability to form well-ordered thin films and wide absorption within the optical region, it is possible to produce devices such as light emitting diodes (LEDs), field effect transistors (FET) and solar cells, with performances approaching their inorganic counterparts [1] [2] [3] [4] . In recent years, the applicability of the Pc compounds in metal-insulator-semiconductor (MIS) based devices has been studied in some detail by various workers. Pakhomov et al. [5] obtained MIS type Schottky barrier (SB) diode by standard vacuum sublimation of lead phthalocyanine (PcPb) and copper hexadecachlorophthalocyanine (Cl 16 PcCu) organic thin films on a semiconductor substrate. Subsequently they attached different metal contacts (Pb and Au), by evaporation, and then measured the theoretical Schottky coefficient and the barrier height F B . They concluded that the type of conductivity in Pc layer affects the rectifying behavior of such heterostructures, rather than the metal material used as top contact. Electrical transport mechanisms and photovoltaic characterization of cobalt phthalocyanine on silicon heterojunctions have been studied in the dark and under illumination by Soliman et al. [6] . They concluded that the forward current transport in Al/CoPc/p-Si junctions was dominated by the thermoionic emission of the electrons from p-Si over the CoPc/Si barrier at low forward bias. On the other hand, a space-charge-limited transport across the CoPc layer dominates due to the exponential distribution of traps above the valence band in the band gap of the CoPc layer at high forward bias. Hybrid solar cells based on porous Si and copper phthalocyanine derivatives have been fabricated and characterized by Levitsky et al. [7] . They demonstrated that the heterojunction between nanoporous Si and copper phthalocyanine provide an efficient photovoltaic effect with conversion efficiency up to 2% under white illumination 20-30 mW/cm 2 . The electrical conductivity of the phthalocyanines are often significantly affected by adsorbed gas molecules and Pcs and their derivatives are also extensively employed as chemically sensitive layer in gas sensors [8, 9] . In all of these applications the current transport mechanisms in the Pc layer, the nature of the contacts between the electrodes and the Pc are of great importance.
The main purpose of this investigation is to study the electrical behavior of SB diode with silver electrode using MgPc as an interlayer material between p-Si and Ag metal. In order to get more insights into the conduction mechanism through Ag/Pc/p-Si structure and to extract the SB diode parameters, I-V, C-V and conductancevoltage (G-V) measurements were carried out.
EXPERIMENTAL
The Schottky diodes used in this study were fabricated on p-type Si wafer of (100) orientation and with resistivity in the 8-10 W.cm range. In order to prepare thin films of the Pc compounds, firstly the p-Si substrate was cleaned by ultrasonic treatment in acetone, propanol and water for 10 min each, and subsequently etched in diluted HF solution, to remove the native SiO 2 layer. Then, a low-resistivity ohmic back contact to the p-type Si wafer was established by the thermal evaporation of 200 nm high purity (99.999%) Al followed by annealing at 400 °C for 20 min in nitrogen ambient. 4,4′-Isopropylidendioxydiphenyl substituted ball-type dinuclear Mg(II) phthalocyanine (MgPc, Fig. 1 ) was used as dielectric layer in our MIS structure. The synthesis of this complexes has been reported before [10] . The film of the MgPc compound on the polished surface of p-Si was prepared by spin coating processes. For this purpose, the MgPc was dissolved in chloroform at concentrations of 1 × 10 -3 M. Twenty microlitres of this solution was added with a glass pipette onto the Si substrate held onto spinner (Speciality Coatings Systems Inc., Model P6700 Series). The Si substrate was spun at 1500 rpm for 80 s and then the films were dried at 90 °C for 1 h to evaporate the solvent. The substrate temperature was kept constant at 300 °K during deposition of the Pc compounds. Elipsometric technique was used to measure the thickness of the Pc film and it was found to be 180 nm. After the spinning process, the Schottky contacts were formed on Pc layer by vacuum thermal evaporation of Ag at a pressure of approximately 3.0 × 10 -6 mbar using an Edwards Auto 500 thermal evaporator system. The current-voltage (I-V) measurements were performed by a KEITHLEY 6517A electrometer and data for currentvoltage measurements are recorded using a computer and a GPIB data transfer card. The current were measured from zero bias voltage to positive side up to 1.5 V, then applied voltage was successively decreased to zero and readings were taken. Similar procedure was followed in the negative bias region. The capacitance-voltage (C-V) and conductance-voltage (G-V) measurements on the prepared Schottky diodes were also carried out by using an Aglient 4284A LCR meter.
RESULTS AND DISCUSSION
The knowledge of the key parameters such as ideality factor, barrier height and series resistance is very important for analysis and design of SB based electronic devices. Generally, the measured forward biased current-voltage (I-V) and capacitance-voltage (C-V) characteristics of SB diode serve as the basis for the extraction of these parameters. According to Gupta et al. [11] a system will follow the space-charge limited conduction (SCLC) mechanism if the plot of ln (I) vs. ln (V) is linear. The other possibility for the non-linear I-V characteristics is bulk-limited Poole-Frenkel emission. In this case the plot of ln (I/V) vs. V 1/2 should be straight line. As can be seen from Figs 2 and 3 neither the ln (I) vs. ln(V) plot, nor the ln (I/V) vs. V 1/2 plot, are in agreement with the SCLC and bulk-limited Poole-Frenkel emission model predictions. Therefore, it can be concluded that the thermoionic emission theory can be applied to evaluate junction parameters for the investigated SB diode.
In the thermionic-emission theory, the experimental I-V characteristic of forward biased SB diodes with a series resistance is expressed as Equation 1 [12] .
where A, A * , T, q, F B , k, V, R s and n are diode area, Richardson constant for p-type Si (A* = 32 cm -2 .K -2 ) [13] , temperature in Kelvin, electron charge, effective SB height, Boltzmann's constant, applied voltage, series resistance and the ideality factor, respectively. For the calculation of barrier height and the ideality factor the current I was plotted on a logarithmic scale vs. the applied voltage V. The measured forward and reverse bias I-V characteristic of the investigated SB diode at room temperature is depicted in Fig. 4 . It is well-known that a device is called rectifier if there is a strongly asymmetric flow of electrons through it. The observed weak voltage dependence of the reverse bias current and increase of forward bias current exponentially with applied voltage indicate that the Ag/Pc/p-Si structure exhibits a rectifying behavior, which is ratio of the forward current to the reverse current at a certain applied voltage.
As can be seen from Fig. 4 , there is a deviation from the linearity in the forward bias ln I vs. V graph for sufficiently large applied voltages. The value of the ideality factor of the Ag/Pc/p-Si structure was determined from slope of the straight-line region of the semi-log forward bias ln I-V characteristics through the relation (Equation 2):
It was observed that the obtained n values by this way are higher than unity (it was found to be as 2.2 for our device). The barrier height of the diode was also determined using the saturation current value, which is obtained from Fig. 4 and was found to be 0.91 eV. The obtained high value of n suggests that the series resistance of the investigated SB diode has an effect on the diode performance, which has to be taken into account. For this reason, the series resistance R s value is deduced from the measured I -V characteristic by following the Norde method [14] . Equation 1 is used while the ideality factor of the SB diode is equal to unity. Norde [14] has proposed a new technique based on an Auxiliary function (Equation 3):
where a is an dimensionless integer greater than the ideality factor, n. According to this method, by plotting F(V) vs. V, one finds a minimum F(V 0 ), which is the point of interest. In this model, the relation between minimum point of F(V) vs. V plot and the barrier height, F B , is given by Equation 4 , 
The value of the series resistance is obtained to be 2.58 × 10 5 W at room temperature. The obtained high value of series resistance is attributed to the presence of the Pc layer between the Ag electrode and p-Si substrate.
In a real MIS structure, many types of oxide charges such as fixed oxide charge, oxide trapped charge, mobile oxide charge and interface trapped charge, can exist and influence the C-V characteristics of the SB diode. One of the most popular characterization techniques of the oxide charge in a SB diode is the differential capacitance measurement. It is well-known that, for both n-type and p-type substrates, the positive fixed oxide charge causes the high frequency C-V curve to shift to more negative values of gate bias with respect to the ideal curve, while negative fixed oxide charge causes the C-V curve to shift to more positive gate voltage [12, 14] . The fixedoxide charge is located within approximately 3 nm of the insulator-Si interface. The origin of these charge is considered to be dangling bonds of Si atoms located at the interface between the insulator layer and the p-type Si crystal surface.
Representative plot of multifrequency capacitance versus applied voltage using the parallel mode is shown in Fig. 6 . In the accumulation region, the observed dispersion in C-V characteristics is due to the formation of an inhomegenous layer at the Si-Pc interface. The capacitance of this layer acts in series with the Pc capacitance causing a frequency dispersion in the accumulation region. As can be seen from the C-V curve in Fig. 6 , the capacitance, towards high negative voltage, increases and reaches to the capacitance of the Pc layer alone. It is also clear in Fig. 6 that the measured capacitance shifts toward more positive bias with decreasing signal frequency. The fact that the C-V curves obtained for investigated sample shift to more positive value of gate bias shows the presence of negatively charged traps in the Pc near the Pc-Si interface.
The fixed charge density (N f ) is calculated from the flat band voltage shift (DV FB ) which is determined from the measured C-V characteristic shown in Fig. 6 . The fixed charge density and the flat band voltage shift are related to each other by Equation 6 ox FB f C V N qA
where C OX is the oxide capacitance, DV FB is the flat band voltage shifts, q is the electronic charge and A is the area of the capacitor. In an ideal metal-insulatorsemiconductor (MIS) capacitor (with no oxide charge) 
where the flat band capacitance of a semiconductor is given by Equation 8 ,
where e s is the semiconductor permittivity, A is the area of the capacitor and L D is the Debye length calculated by Equation 9 ,
where k is the Boltzmann's constant, T is the absolute temperature, q is the charge of an electron and N B is the bulk doping concentration. The bulk doping concentration N B was determined from the slope of the C -2 vs. V plot [15] and was found to be 9.5 × 10 14 cm -3 . After calculating the C FB value, the flat band voltage for the diode investigated was determined from the C-V characteristic of the diode under 100 kHz. By using this value of flat band voltage in Equation (6) , the number of fixed oxide charges was calculated and was found to be 2.3 × 10 13 charges/cm 2 . The electrical behavior of the fabricated MIS device was also studied using conductance-voltage (G-V) measurements. The measured conductance vs. the gate bias from -5 to 5 V for different frequency is shown in Fig. 7 . It is clear from Fig. 7 that the G-V curves exhibit different behavior for accumulation, depletion and inversion region. Especially, in the accumulation and depletion region for a given applied voltage the value of conductance increases with increasing frequency. On the other hand, in the inversion region no appreciable frequency dispersion was observed in this frequency range.
Also, it was observed that the plots of G vs. V at various frequency show a peak that shifts to more positive value of applied bias with decreasing frequency. The appearance of such a peak in G vs. V plot is due to the presence of interface charges and these charges are present at interface of the silicon-organic layer, which are contributing to the total charging current and in turn a peak appears in the Gp-V plot. The shift of the peak position to more positive value of applied bias with decreasing frequency can be explained by the charging/ discharging ac energy loss mechanism of interface states. From the above discussion it can be concluded that under bias (V) the interface states are responsible for the observed C-V behavior.
CONCLUSION
An Ag/Pc/p-Si structure has been fabricated by adding a solution of Pc on the polished surface of a p-Si. It has been observed that the Al/Pc/p-Si structure showed rectifying behaviour with a rectification ratio of ~75 at ±1.5 V. Deviation from the ideal I-V characteristics was observed and it was attributed to the series resistance and the presence of an interfacial layer. The obtained results indicated that the barrier heights of the SB diode may be tuned by using the thin interlayers of phthalocyanine molecules. It can be concluded that by means of the choice of the organic molecule, the device can be designed to exhibit the desired properties. This work proposes that the MgPc interlayer should be considered, among other candidates, as a potential thin film for the MIS devices. Fig. 7 . The variation of G with applied bias V at different frequency
